

E2.01 RADIATION-TOLERANT CREW LAPTOP

Texas State University – RadDAWGs
 Jesog Brian Lee, Hunter McCrea, Samuel Drell, Stuart Plaughter

Problem & Motivation

NASA is seeking a powerful, energy-efficient laptop capable of operating in the extreme conditions of cislunar travel for the upcoming Artemis missions. In this environment, digital electronics are exposed to ionizing radiation, which can permanently damage mission-critical components such as the processor.

Radiation Effects on Electronics

- ❑ **Single Event Effects (SEE):** High-energy particles can flip bits or disrupt circuits, leading to software errors or system crashes.
- ❑ **Total Ionizing Dose:** Long-term radiation buildup degrades device performance and can permanently damage components.
- ❑ **Displacement Damage Dose (DDD):** Radiation displaces atoms in the silicon lattice, creating defects that reduce reliability and may cause premature failure.



Design Solution

Solution

- ❑ The High Performance Spaceflight Computing (HPSC) RISC-V processor, developed by MicroChip, is being introduced as a radiation-tolerant solution.
- ❑ The Framework 16 opensource computer architecture allows us to develop a method for integrating the radiation tolerant processor into its modular ecosystem.


Challenges

- ❑ The HPSC cannot be directly integrated into the Framework 16 laptop. The HPSC natively supports PCIe, but the Framework 16 utilizes a USB ecosystem.

Expected Outcome

- ❑ Design a PCIe-to-USB controller that will allow NASA to deploy a modular, high-performance, and radiation-tolerant crew laptop suitable for space missions on the Lunar Gateway.


Subsystems




Hunter McCrea
 ➤ Processor Integration



Jesog (Brian) Lee
 ➤ Peripheral Component Integration Express






Samuel Drell
 ➤ USB Functionality



Stuart Plaughter
 ➤ Power Integration

High-Level Design Perspective




Design Accomplishments

- ❑ Created multipage schematics to support an efficient board layout process.
- ❑ Performed schematic reviews to validate circuit connections, functionality, and integration across all schematic sheets.
- ❑ Applied industry-standard design methodologies to achieve accurate, error-free schematic designs.
- ❑ Designed and validated the circuit schematic in Altium and initiated the board layout process.
- ❑ Tested the functionality of Microchips development board, the EVB-PCI11400, with a Linux machine, verifying that Human Interface Devices (HIDs) perform as expected.
- ❑ Modified existing design to support integration of the High-Performance Spaceflight Computing
- ❑ Develop a test methodology to characterize and analyze the controller's functionality.
- ❑ Completed PCB layout

Future Work

- ❑ Manufacture board through external fabrication service.



Team



Jesog Brian Lee, Samuel Drell, Stuart Plaughter, Hunter McCrea

Acknowledgements

- Senior Design Instructor: Mr. Mark Welker
- Faculty Advisors: Mr. Jeffery Stevens, Dr. Rich Compeau.
- NASA Sponsor: Mr. Justin Bautista
- Microchip Sponsor: Jim Vorgert